MVI56-MCM Interrupt Mask Register

FBMSVH

Technical Parameters:

  • Full-featured ProductivitySuite FREE PAC programming software (a $495 value!)
  • Hardware auto-discovery
  • All project files (program, tag name database and all the program documentation) in the CPU
  • Advanced instructions and task management boost program speed and efficiency
  • Run-time editing and easy data logging on CPU
Categories: ,
Get a quote, please contact me immediately:
Simon Zhang
dcsplcsales@gmail.com
Phone/Whatsapp/Skype/Wechat: +86 133 6590 9307

Description

MVI56-MCM Interrupt Mask Register


MVI56-MCM has 8 interrupt sources, including transmit interrupt, receive interrupt, error interrupt and bus wake-up interrupt. Effective management of various interrupts can be easily achieved using the interrupt enable register (CANINTE) and interrupt mask register (CANINTF). When an interrupt occurs, the INT pin goes low and remains low until the MCU clears the interrupt.

The MVI56-MCM has detection functions for CRCF errors, answer errors, form errors, bit errors, and padding errors, etc. The MCP2510 contains two error counters, the Receive Error Counter (REC) and the Transmit Error Counter (TEC). Thus, for any node in the network, it is possible for it to be in one of the three states of Error One Excitation, Error One Recognition, and Bus One Disengagement because of the different values of the error counters.

The MVI56-MCM can form a CAN bus distributed measurement and control network using the MCP2510 and the CAN bus transceiver TJAl050. The system can include a master controller and multiple node controllers, and such node controllers can monitor the current, voltage and surrounding temperature of the motor. This network topology adopts a bus-type structure and a passive tap connection, and is simple and low-cost, thus making the system more reliable.